

Conference Information

Papers

Sponsors

Organized by

KETI KSIA

Jeju CVB BK21PLUS*

CT Innovator For a Great Tomorrow

http://www.isocc.org

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For reprint or republication permission, email to IEEE Copyrights Manager at pubs-permissions@ieee.org. All rights reserved. Copyright ©2014 by IEEE.

IEEE Catalog Number : CFP1469E-USB ISBN : 978-1-4799-5126-0

2014 International SoC Design Conference



Monday ~ Tuesday, November 3~4, 2014																		
Nov. 3 Monday			Time		Nov. 4 Tuesday													
Lobby Ballroom 2 Ballroom 3		From	Till	Ballroom 1		Ballroom 2	Ballroom 3		Ballr	allroom 4 M		ara	Udo		Chuja		Lobby	
			9:00	9:15			FTRI											
			9:15	9:30		Aldebaran Demo			CDC-1		CDC-2		CDC-3		CDC-4		C-5	
			9:30	9:45														
			9:45	10:00	Break CDC & I													
			10:00	10:15	Opening Ceremony													
			10:15	11:00							Keyno	ote - 1						Panel 1
			11:00	11:45							Keyno	ote - 2						
			11:45	12:30							Keyno	ote - 3						
			12:30	13:30							Lur	ich						
		13:30	13:35							574		505		210				
			13:35	13:50			ETRI Aldebaran Demo	A1 -	346	VO	5/4	ET	202		210		721	
			13:50	14:05					572		1191		189		1068		1155	
				14:20					369		364		655	IP	486	SS-A	1165	
			14:20	14:35					123	5.	1003		145	2.	192	55 11	1169	
		14:35	14:50				841		1052		391		967		1159			
			14:50	15:05							1060		742		225			
Registration	Tutorial 1-1	Tutorial 2-1	15:05	15:20	CDC Tour Break													
			15:20	15:35													Demo	
			15:35	15:50			ETRI Aldebaran Demo	COSAR Workshop				748 755 569	748		788	SS-D	1147	& Panel 2
			15:50	16:05									755	558 113 55-C 793	558		1143	
			16:05	16:20									569		1138		1086	
			16:20	16:35									;-В 753		793		630	
	Break		16:35	16:50									743		658		611	
	Tutoria l 1-2	Tutoria l 2-2	16:50	17:05									640					
			17:05	17:20	1021													
			17:20	18:00	Break													
			18:00	18:20														
			18:20	18:30							Ban	quet						
Welcome Reception			18:30	19:00														
welcome weception			19:00	20:00														

A1 Analog and Mixed-Signal Techniques I

DV Digital Circuits and VLSI Architectures

- ET Emerging technology
- LP Power Electronics / Energy Harvesting Circuits
- SS-A Invited Special Session: Near-Threshold Voltage Circuit Design
- SS-B Invited Special Session: Image Signal Processing for Vision/Multimedia SoC
- SS-C Invited Special Session: Analog/Digital Circuits for Mobile SoC
- SS-D Invited Special Session: Design, Analysis and Tools for Integrated Circuits and Systems (DATICS)

2014 International SoC Design Conference

	Oral Session						
	Tuesday, November 4, 2014						
	A1 Analog and Mixed-Signal Techniques I						
	13:35~14:50 Ballroom 3 Chair: Hung-Wen Lin <i>(YuanZe University, Taiwan)</i>						
[A1-1]	12.5-Gb/s Monolithically Integrated Optical Receiver With CMOS Avalanche Photodetector Hyun-Yong Jung ¹ , Jeong-Min Lee ¹ , Jin-Sung Youn ¹ , Woo-Young Choi ¹ , and Myung-Jae Lee ² 'Yonsei University, Korea ² Delft University of Technology, Netherlands						
[A1-2]	An Area Saving Inductor Current Sensor with Load Transient Enhancement in DC- DC Converter Ngan K. Hoang ¹ , Xuan-Dien Do ¹ , Young-Jin Woo ² , and Sang-Gug Lee ¹ ¹ KAIST, Korea ² Silicon Works Co. Ltd., Korea 3						
[A1-3]	A Low-IF AGC Amplifier for DSRC Receiver Hung-Wen Lin, Wu-Wei Lin, and Chun-Yen Lin <i>YuanZe University, Taiwan</i> 5						
[A1-4]	A 10-bit Fast Lock Data Recovery Compensating Pulse-Width Distortion for Isolated Data Communications Hironobu Akita, Takasuke Ito, Keita Hayakawa, Nobuaki Matsudaira, Hirofumi Yamamoto, Chao Chen, Shigeki Ohtsuka, and Shinichirou Taguchi DENSO Corporation, Japan 7						
[A1-5]	Auto-delay offset cancellation technique for time difference repeating amplifierIn-Seok Kong, Eun-Ho Yang, Kyung-Sub Son, Young-Jin Kim, and Jin-Ku KangInha University,Korea9						

Digital Circuits and VLSI Architectures

DV

13:30~15:05 Ballroom 4

Chair: Saleh Abdel-hafeez (Jordan University of Science and Technology, Jordan)

12.5-Gb/s Monolithically Integrated Optical Receiver With CMOS Avalanche Photodetector

Hyun-Yong Jung,¹ Jeong-Min Lee,¹ Jin-Sung Youn,¹ Woo-Young Choi,¹ and Myung-Jae Lee²

¹Department of Electrical and Electronic Engineering, Yonsei University, Seoul 120-749, South Korea ²Faculty of Electrical Engineering, Delft University of Technology, Mekelweg 4, 2628 CD Delft, Netherlands

hyjunghyjung@gmail.com

Abstract

We present a 12.5-Gb/s monolithically integrated optical receiver with CMOS avalanche photodetector (CMOS-APD) realized in 65-nm CMOS technology. The optical detection bandwidth limitation of CMOS-APD due to the carrier transit time is compensated by underdamped TIA. With this optical receiver, 12.5-Gb/s 850-nm optical data are successfully detected with bit-error rate less than 10^{-12} at the incident optical power of -2 dBm. The fabricated optical receiver has the core size of 0.24×0.1 mm² and its power consumption excluding output buffer is about 13.7 mW with 1.2-V supply voltage.

Keywords—Avalanche photodetectors (APDs); Monolithic integration; Optical interconnects; Optical receiver;

Introduction

Recently, optical interconnect technology is receiving a great amount of research attention as it can overcome the limitation of electrical interconnect bandwidth. 850-nm optical interconnects based on vertical-cavity surface-emitting lasers (VCSELs) and multimode fibers (MMFs) have found many applications for short-reach interconnects such as chip-to-chip, board-to-board and rack-to-rack interconnects [1]. With realization of high-speed photodetectors (PDs) in standard complementary metal-oxide-semiconductor (CMOS) process, monolithically integrated 850-nm Si optical receivers can be realized, which provides cost effectiveness and high-volume manufacturability as well as performance improvement without parasitic pad capacitance and bonding wire inductance.

Several monolithically integrated optical receivers on standard CMOS technology for 10-Gb/s applications have been reported [2-5]. PDs realized in standard CMOS technology do not have the optimal PD strcture and, typically, have very limited bandwidth. To overcome this, CMOS optical receivers including spatially-modulated photodetectors (SM-PDs) [3] or on-chip equalizers [5] have been reported. However, they have low responsivity and require additional power and area.

In this paper, we demonstrate another technique of overcoming the PD bandwidth. We intentionally design underdamped transimpedance amplifier (TIA) which can compensate CMOS-APD bandwidth limitation and result in enhanced overall bandwidth performance. With this design



Fig. 1. (a) Block diagram of the proposed optical receiver and (b) simulated frequency responses.

approach, we successfully demonstrate 12.5-Gb/s operation.

Optical Receiver Circuit

Fig. 1(a) shows a simplified block diagram of our optical receiver. It is composed of a CMOS-APD with a dummy PD, a shunt-feedback TIA with DC-balancing buffer, and output buffer with 50- Ω load. The dummy PD provides symmetric capacitance to the differential TIA input. With CMOS-APD, the photo-detection bandwidth of our CMOS-APD is limited by the transit time of slow diffusive photocurrents. This leads to the bandwidth limit in optical receiver even with a high-speed TIA. To compensate this, we use an underdamped TIA which can be realized by decreasing the core-amplifier bandwidth of shunt-feedback TIA. Fig. 1(b) shows the simulated frequency responses for the transit time response of the PD used in our receiver, electrical response TIA with junction capacitance of used PD, and the final response with the PD and the TIA. As shown in Fig. 1(b), high-frequency peaking of the uderdamped TIA leads to bandwidth



Fig. 2. Microphotograph of the fabricated optical receiver.



Fig. 3. Measurement setup for data transmission.

enhancement of the total receiver frequency response.

Photo-generated currents from one port of differential TIA generate TIA differential output with a DC offset which can cause decision threshold problem. To eliminate this problem, a DC-balancing buffer is added.

Experiment Result

Fig. 2 shows the micro photograph of the fabricated optical receiver in 65-nm CMOS technology. The core size is $0.24 \times 0.1 \text{ mm}^2$, and the power consumption of the electronic circuit excluding output buffer is about 13.7 mW with 1.2-V supply voltage.

Fig. 3 shows the measurement setup for optical data transmission. All experiments are done on-wafer. The 850-nm modulated optical signals are generated by an 850-nm laser diode and a 20-GHz external electro-optic modulator. The modulated optical signals are transmitted through MMF and injected into the optical receiver with lensed fiber. The applied bias voltage of CMOS-APD is experimentally optimized for BER performance at 10.6 V. For bit-error rate (BER) measurement, a 12.5-Gb/s commercial limiting amplifier is used to satisfy the input sensitivity requirement of BER test equipment. Fig. 4 shows the measured BER performance with various incident optical power. The 12.5-Gb/s PRBS7 data detection is successfully achieved and the measured 10⁻¹² BER is -2 dBm. The inset in Fig. 4 shows the measured eye diagram for 12.5-Gb/s data transmission with -2-dBm incident optical power.

Conclusion

A 12.5-Gb/s monolithically integrated optical receiver with CMOS-APD is realized in 65-nm CMOS technology. With careful design of TIA so that it can compensate the bandwidth limit of the CMOS-APD, the 3-dB bandwidth is enhanced and



Fig. 4. Measured BER performance and eye diagram of transmitted 12.5-Gb/s data.

12.5-Gb/s optical data are successfully detected.

Acknowledgment

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (2012R1A2A1A01009233). The authors are also thankful to IC Design Education Center (IDEC) for EDA software and MPW support.

References

- T.-K. Woodward and A. V. Krishnamoorthy, "1-Gb/s integrated optical detectors and receivers in commercial CMOS technologies," *IEEE J. Sel. Top. Quantum Electron.*, vol. 5, no. 2, pp. 146-456, Mar. 1999.
- [2] S.-H. Huang, W.-Z. Chen, Y.-W. Chang, and Y.-T Huang, "A 10-Gb/s OEIC with meshed spatially-mudulated photo detector in 0.18-µm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 46, no. 5, pp. 1158-1169, May 2011.
- [3] M.-J. Lee, J.-S. Youn, K.-Y. Park, and W.-Y. Choi, "A fully-integrated 12.5-Gb/s 850-nm CMOS optical receiver based on a spatially-modulated avalanche photodetector," *Opt. Express*, vol. 22, no. 3, pp. 2511-2518, Feb. 2014.
- [4] D. Lee, J. Han, G. Han, and S. M. Park, "An 8.5-Gb/s fully integrated cmos optoelectronic receiver using slope-detection adaptive equalizer," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2861-2873, Dec. 2010.
- [5] J.-S. Youn, M.-J. Lee, K.-Y. Park, and W.-Y. Choi, "10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photodetector," *IEEE J. Quantum Electron.*, vol. 48, no. 2, pp. 229-236, Feb. 2012.